

NM6014 Design for Testability of VLSI

Fault Models and Testability concepts. Test Generation and Fault Simulation Algorithms. Introduction to Testable Design. Test Response Compression. Shift-register polynomial division. Pseudo-random sequence generators. Special purpose shift-register circuits, Random pattern BIST. Built-in boundary scan structure. Limitations and other concerns of random pattern test. Test techniques for automatic test equipment.